Home > Computer Engineering > Quizzes > Digital Logic Circuits (DLC) Practice Test
Digital Logic Circuits (DLC) Practice Test
Fast practice, instant feedback. Timer auto-submits when time’s up.
Avg score: 100% Most missed: “A disadvantage of DTL is _____________”
A Digital Logic Circuits (DLC) uses digital inputs to make logical decisions and produce digital outputs. Every logic circuit requires at least one input, before it can produce any kind of output. Digital logic inputs and outputs are usually binary - there can only be one of two possible values. There are two basic types of logic circuitry: combinational circuitry and state circuitry. Combinational circuitry behaves like a simple function. The output of combinational circuitry depends only on the current values of its input. State circuitry behaves more like an object method. All digital... Show more
Digital Logic Circuits (DLC) Practice Test
Time left 00:00
25 Questions

1. BCD adder can be constructed with 3 IC packages each of _____________.............
2. The basic latch consists of _____________
3. The output of a full subtractor is same as _____________.............
4. Why did PROM introduced?
5. The full form of MOS is _____________
6. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first)
7. Perform binary addition: 101101 + 011011 = ?
8. What is the significance of the J and K terminals on the J-K flip-flop?
9. The PROM starts out with _____________.............
10. Why do the D flip-flops receive its designation or nomenclature as ‘Data Flip-flops’?
11. What is the first state of FSM?
12. How many methods of shifting of data are available?
13. What does minuend and subtrahend denotes in a subtractor?
14. What is meant by parallel load of a shift register?
15. Metal links are made up of _____________
16. 100101 × 0110 = ?
17. Address decoding for dynamic memory chip control may also be used for
18. Perform multiplication of the binary numbers: 01001 × 01011 = ?
19. Binary subtraction of 100101 – 011110 is
20. What is the hold condition of a flip-flop?
21. In FSM diagram what does circle represent?
22. When a high is applied to the Set line of an SR latch, then _____________
23. The Boolean expression Y = (AB)’ is logically equivalent to what single gate?
24. Whose operations are more faster among the following?
25. Which of the following flip-flops is free from the race around the problem?