Home > Computer Engineering > Quizzes > Digital System Design: Combinational Logic Circuits
Digital System Design: Combinational Logic Circuits
Fast practice, instant feedback. Timer auto-submits when time’s up.
Avg score: 68% Most missed: “The decimal number system represents the decimal number in the form of _________…”
Digital System Design: Combinational Logic Circuits
Time left 00:00
25 Questions

1. In 1-to-4 demultiplexer, how many select lines are required?
2. How many AND gates are required for a 1-to-8 multiplexer?
3. Total number of inputs in a half adder is __________
4. How many outputs are required for the implementation of a subtractor?
5. Which of the following expressions is in the product-of-sums form?
6. Why is a demultiplexer called a data distributor?
7. Half-adders have a major limitation in that they cannot __________
8. Which of the following statements accurately represents the two BEST methods of logic circuit simplification?
9. If A, B and C are the inputs of a full adder then the sum is given by __________
10. How many inputs will a decimal-to-BCD encoder have?
11. How many OR gates are required for a Decimal-to-bcd encoder?
12. The decimal number system represents the decimal number in the form of ____________
13. The observation that a bubbled input OR gate is interchangeable with a bubbled output AND gate is referred to as:
14. Each '1'
15. For 8-bit input encoder how many combinations are possible?
16. Looping on a K-map always results in the elimination of __________
17. The simplified expression of full adder carry is ____________
18. Let A and B is the input of a subtractor then the output will be ___________
19. Half subtractor is used to perform subtraction of ___________
20. The output sum of two decimal digits can be represented in ____________
21. If A, B and C are the inputs of a full adder then the carry is given by __________
22. The word demultiplex means ___________
23. In 1-to-4 multiplexer, if C1 = 0 & C2 = 1, then the output will be ___________
24. Each '0'
25. Most demultiplexers facilitate which type of conversion?