Home > Computer Engineering > Quizzes > Microprocessor: Peripherals and their interfacing with 8086
Microprocessor: Peripherals and their interfacing with 8086
Fast practice, instant feedback. Timer auto-submits when time’s up.
Avg score: 0% • Most missed: “The pin that disables all the DMA channels by clearing the mode registers is”
Microprocessor: Peripherals and their interfacing with 8086
Time left 00:00
25 Questions

1. The pin that disables all the DMA channels by clearing the mode registers is
2. In 8257 (DMA), each of the four channels has
3. In control word register, if SC1=0 and SC0=1, then the counter selected is
4. The pin that clears the control word register of 8255 when enabled is
5. In control word format, if RL1=1, RL0=1 then the operation performed is
6. In 8257 register format, the selected channel is disabled after the terminal count condition is reached when
7. The counter starts counting only if
8. Programmable peripheral input-output port is another name for
9. The IOR (active low) input line acts as output in
10. If the value of the pin STB (Strobe Input) falls to low level, then
11. If A1=0, A0=1 then the input read cycle is performed from
12. The feature of mode 2 of 8255 is
13. The device that receives or transmits data upon the execution of input or output instructions by the microprocessor is
14. The pulse width of the signal INIT at the receiving terminal must be more than
15. The signals that are provided to maintain proper data flow and synchronization between the data transmitter and receiver are
16. The strobed input/output mode is another name of
17. The port that is used for the generation of handshake lines in mode 1 or mode 2 is
18. The pin that requests the access of the system bus is
19. In mode 2, if N is loaded as the count value, then after (N-1) cycles, the output becomes low for
20. The function, .
21. If BCD=0, then the operation is
22. The generation of a square wave is possible in the mode
23. The common register(s) for all the four channels of 8257 is
24. The data bus buffer is controlled by
25. The control word register contents are used for

⚡ Recently practiced quizzes in this topic
Live quiz activity
Information Technology Knowledge Test Computer Network MCQs General CS (Computer Science) Knowledge Test Big Data: NoSQL Green Computing Practice Test Natural Language Processing: Word Level Analysis Computational Thinking Concepts Computer Fundamentals Practice Test Operating Systems Practice Test: Introduction to OS Computer Fundamentals Practice Test: Generations of Computers
 
❤ If you liked Fatskills, consider supporting us by checking out The Life Manuals You Never Got.

🌈  Our mission is to help improve your scores in any subject and exam withonline quizzes, practice tests, study guides, & advice for students. Since 2018.
About | Explore | User Guide | Topics | Subjects | Doubt Solver | Career Aptitude Test | Answers | Free Tools | OSHA Basics Quiz | What Should We Know?
Privacy | Terms |
Without work one finishes nothing. - Ralph Waldo Emerson
© 2026 Fatskills.com

All trademarks, logos and brand names are the property of their respective owners. All company, product and service names used in this website are for identification purposes only. Use of these names, trademarks and brands does not imply endorsement.