Home > Computer Engineering > Quizzes > Multi-core Processors Practice Test
Multi-core Processors Practice Test
Fast practice, instant feedback. Timer auto-submits when time’s up.
Avg score: 0% Most missed: “_____________ is the ability of multiple processes to co-ordinate their activiti…”
Multi-core Processors Practice Test
Time left 00:00
25 Questions

1. A critical section is a program segment _____________ .
2. _____________ is the ability of multiple processes to co-ordinate their activities by exchange of information.
3. The idea of cache memory is based.............
4. Paths that have an unbounded number of allowed nonminimal hops from packet sources, this situation is referred to as _____________ .
5. code, resources or data in such a way that only one process has access to shared object at a time.
6. A system has 3 processes sharing 4 resources. If each process needs a maximum of 2 units, then _____________
7. All deadlocks involve conflicting needs for _____________
8. A counting semaphore was initialized to 10. Then 6 P (wait) operations and 4V (signal) operations were completed on this semaphore. The resulting value of the semaphore is _____________
9. Spinlocks are intended to provide _____________ only.
10. processes to solve the critical section problem.
11. Systems that do not have parallel processing capabilities are _____________
12. A situation where several processes access and manipulate the same data concurrently and the outcome of the execution depends on the particular order in which access takes place is called:
13. How many times will process P0 print '0'?
14. During the execution of the instructions, a copy of the instructions is placed in the............. .
15. Which one of the following statements describes the properties achieved?
16. If no node having a copy of a cache block, this technique is known as.............
17. A semaphore is a shared integer variable _____________ .
18. tasks being performed in different stages :
19. Parallel programs: Which speedup could be achieved according to Amdahl´s law for infinite number of processors if 5% of a program is sequential and the remaining part is ideally parallel?
20. In shared bus architecture, the required processor(s) to perform a bus cycle, for fetching data or instructions is _____________.............
21. To avoid deadlock _____________
22. Producer consumer problem can be solved using _____________
23. The expression 'delayed load' is used in context of
24. Alternative way of a snooping-based coherence protocol, is called a
25. All nodes in each dimension form a linear array, in the _____________ .