Home > Electronics and Telecommunication Engineering > Quizzes > Discrete Time Signal Processing: DSP Processors
Discrete Time Signal Processing: DSP Processors
Fast practice, instant feedback. Timer auto-submits when time’s up.
Avg score: 56% Most missed: “In Von Neumann architecture, which among the following handles all the operation…”
Discrete Time Signal Processing: DSP Processors
Time left 00:00
10 Questions

1. In CPU structure, which register provides the address for fetching of data or instruction especially by means of processor?
2. In TMS 320 C5X processor, which operation/s is/are performed by Compare Select & Store Unit (CSSU)?
3. Match the following STKY multiplier (MAC) flag notations with their meanings in ADSP 21 xx family architecture. MOS '
4. In CPU structure, which register provides the address for fetching of data or instruction especially by means of processor?
5. In CPU structure, what kind of instruction to be executed is held by an instruction Register (IR)?
6. In ADSP 21xx architecture, which notation represents ALU overflow condition?
7. In TMS 320 C5X processor, which memory segment provides interfacing to external memory mapped peripherals and also serves as extra data storage space?
8. In ADSP 21 xx architecture, how many previously executed instructions are stored in instruction cache of cache memory?
9. In CPU structure, what kind of instruction to be executed is held by an instruction Register (IR)?
10. How are the instructions executed in DSP Processors?