Home > Electronics and Telecommunication Engineering > Quizzes > Microprocessor: Architecture of 8086 Microprocessor
Microprocessor: Architecture of 8086 Microprocessor
Fast practice, instant feedback. Timer auto-submits when time’s up.
Avg score: 27% Most missed: “8086 Microprocessor supports _______ modes of operation.”
Microprocessor: Architecture of 8086 Microprocessor
Time left 00:00
25 Questions

1. If MN/MX is low, the 8086 operates in _____ mode.
2. The different ways in which a source operand is denoted in an instruction is known as
3. Which instruction is Used to load the address of operand into the provided register?
4. The different ways in which a source operand is denoted in an instruction is known as
5. Which instruction is Used to load the address of operand into the provided register?
6. It is an edge triggered input, which causes an interrupt request to the microprocessor.
7. Which has great important in modular programming
8. 8086 can access up to?
9. Memory is an integral part of a _______ system
10. Which of the following processor supports pipelined architecture?
11. The physical address of memory is
12. 8086 has ___ address bus.
13. 8086 Microprocessor supports _______ modes of operation.
14. __________ generate interrupt signal to microprocessor and receive acknowledge
15. It is an edge triggered input, which causes an interrupt request to the microprocessor.
16. The _______ pin is used to select direct command word
17. Which flag is set to 1 when the result of arithmetic or logical operation is zero else it is set to 0?
18. The _______ address of a memory is a 20 bit address for the 8086 microprocessor
19. It is used to write the data into the memory or the output device depending on the status of M/IO signal.
20. Which flag represents the result when the system capacity is exceeded?
21. _______ signal is generated by combining RD and WR signals with IO/M
22. IP stand for
23. 8086 Microprocessor supports _______ modes of operation.
24. The remaining address line of ______ bus is decoded to generate chip select signal
25. Which flag represents the result when the system capacity is exceeded?