Home > Electronics and Telecommunication Engineering > Quizzes > Microprocessor: Peripherals interfacing with 8086 and applications
Microprocessor: Peripherals interfacing with 8086 and applications
Fast practice, instant feedback. Timer auto-submits when time’s up.
Avg score: 24% • Most missed: “The Count, N can be defined as”
Microprocessor: Peripherals interfacing with 8086 and applications
Time left 00:00
25 Questions

1. In case of subroutines, the actual number of instructions executed by the processor depends on
2. While CPU is executing a program, an interrupt exists then it
3. The feature of mode 2 of 8255 is
4. The pin that clears the control word register of 8255 when enabled is
5. PUSH operation
6. The device that enables the microprocessor to read data from the external devices is
7. The INTR interrupt may be masked using the flag
8. In the I/O mode, the 8255 ports work as
9. If a number of instructions are repeating through the main program, then to reduce the length of the program, __________ is used.
10. The feature of mode 0 is
11. The end of a macro can be represented by the directive.
12. The NMI pin should remain high for atleast
13. The port that is used for the generation of handshake lines in mode 1 or mode 2 is
14. The signal, SLCT in the direction of signal flow, OUT, indicates the selection of
15. All the functions of the ports of 8255 are achieved by programming the bits of an internal register called
16. In 74LS245, if DIR is 1, then the direction is from
17. 8086 does not support
18. The interrupt for which the processor has the highest priority among all the external interrupts is
19. The strobed input/output mode is another name of
20. In control word register, if SC1=0 and SC0=1, then the counter selected is
21. The number of PUSH instructions and POP instructions in a subroutine must be
22. The INTR signal can be masked by resetting the
23. In case of string instructions, the NMI interrupt will be served only after
24. A macro can be used as ________
25. Whenever a number of devices interrupt a CPU at a time, and if the processor is able to handle them properly, it is said to have

⚡ Recently practiced quizzes in this topic
Live quiz activity
Digital Signal Processing MCQs Signals and Systems 1 Optical Communication: Optical Fiber and their properties Mobile Communication System: Mobile Technologies 1 Linear Integrated Circuit Signal and Systems Network Theory: Network Functions Computer Communication Networks Mobile Computing MCQs Electrical Engineering (Telecom)/ Telecommunication Engineering Practice Test Questions
 
❤ If you liked Fatskills, consider supporting us by checking out The Life Manuals You Never Got.

🌈  Our mission is to help improve your scores in any subject and exam withonline quizzes, practice tests, study guides, & advice for students. Since 2018.
About | Explore | User Guide | Topics | Subjects | Doubt Solver | Career Aptitude Test | Answers | Free Tools | OSHA Basics Quiz | What Should We Know?
Privacy | Terms |
Without work one finishes nothing. - Ralph Waldo Emerson
© 2026 Fatskills.com

All trademarks, logos and brand names are the property of their respective owners. All company, product and service names used in this website are for identification purposes only. Use of these names, trademarks and brands does not imply endorsement.