The Essential Guide to Semiconductors | Practice Test / Quiz / MCQs

Home > Electronics Engineering > Quizzes > The Essential Guide to Semiconductors

The Essential Guide to Semiconductors

Fast practice, instant feedback. Timer auto-submits when time’s up.

Avg score: 63% • Most missed: “Soft-core IP”

Study First Challenge a Friend

The Essential Guide to Semiconductors

Time left 00:00

25 Questions

1. Standard-cell chip

2. Soft-core IP

An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).Intellectual property moduleAbbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.

3. CVD

4. IP

Intellectual property moduleAbbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.

5. How are transistors distributed among the IC layers?

Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).Although chips are made of many layers, the transistors are all near the bottom. The upper layers are for the metal connecting wires.An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.

6. ASSP

An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.Application-specific standard product. An ASSP is almost exactly the same as an ASIC, except that an ASSP is intended to be sold to outside companies. There are no technical or physical differences between an ASIC and an ASSP; the difference hinges purely on whether or not the chip will be sold.Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).

7. CPLD

A complex programmable logic device (CPLD) is a programmable logic device with complexity between that of PALs and FPGAs, and architectural features of both. The technical differences between CPLDs and FPGAs are shown on the image.In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).

8. Foundry

A chip-manufacturing plant that is operated for the benefit of several client companies; a factory-for-hire. Foundries are distinct from fabs, which are company-owned manufacturing plants for in-house use.In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.

9. Dice

Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).Plural of die

10. Stepper

Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.The photolithography machine. A stepper is called stepper because it repeats using the same mask for all the chips on one wafer.In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.

11. NIH

An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).Not invented here. An attitude that anything created by outsiders is inferior to anything created by oneself or one's employer. Chauvinism.Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.

12. What are the main sources of income for IP companies?

IP companies get their revenue from two or three sources, namely the license fee, royalties, and maintenance payments. Almost all IP suppliers charge an up-front license fee and royalties. The regular maintenance payments might be optionalAbbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.

13. KGD

Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.Known-good die. Individual silicon chips (die) that have been tested and are guaranteed to be in good working order before being inserted into plastic or ceramic packages. Some large-volume companies prefer to buy KGD instead of normally packaged chips to save space and weight.An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).

14. Wafer probing

The first process in the produced chip testing is called wafer probing. While all the chips are still together side-by-side on a single wafer, the entire wafer is put under a tester. Like a mechanical spider, the tester lowers several delicate wire legs and places them gently on the edges of a chip. It applies a voltage and tests the chip's reaction.Faulty, or even suspect, chips are quickly marked with a tiny dot of red paint. Later on they'll be cut away from their siblings and discarded.An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.

15. Field-programmable

An electronic device or embedded system is said to be field-programmable or in-place programmable if its firmware (stored in non-volatile memory, such as ROM) can be modified 'in the field,' without disassembling the device or returning it to its manufacturer.An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).

16. What are MEMS usually used for?

Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.Sensors - such as accelerometers in airbagsIn semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).

17. EPROM

An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).Programmable ROM that can be erased with ultraviolet and be programmed again.

18. What are the chip design steps after writing the HDL code?

In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.1. Producing a netlist - done by the HDL synthesizer
2. Floor planning - done by software like Cadence Virtuoso
3. Place and Route -

19. FR-4

In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.The fiberglass material normally used to make printed-circuit boards.An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.

20. Benchmark

Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.In computing, a benchmark is the act of running a computer program, a set of programs, or other operations, in order to assess the relative performance of an object, normally by running a number of standard tests and trials against it. The term benchmark is also commonly utilized for the purposes of elaborately designed benchmarking programs themselves.In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.

21. Wafer start

In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.The act of beginning to process a wafer of silicon to make chips. The productivity of a fab or foundry can be measured in wafer starts per week.

22. Yield

The number of working chips out of the total number of chips manufactured, usually expressed as a percentage. In even the best fabs and foundries, some chips will fail final inspection and be discarded. The percentage of chips that work is called the yield percentage. Yields improve over time as the semiconductor vendor gains experience with the product. Mature chips might yield at 97 percent or better; early prototypes might yield fewer than 20 percent good chips.Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.

23. Incremental cost

In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.In economics, marginal cost is the change in the total cost that arises when the quantity produced is incremented by one unit; that is, it is the cost of producing one more unit of a good. In semiconductor industry, incremental cost is typically small (since chips are quite cheap) compared to the overhead.

24. FPAA

In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).Field-programmable analog array - an analog counterpart of the FPGAAbbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.

25. CMP

Abbreviation for chemical-mechanical polishing, a method of smoothing the surface of a silicon wafer. Chemical-mechanical polishing is like sanding a mirror using very fine sandpaper. Silicon wafers are polished mirror-smooth before chips are etched onto them.An IP core that's offered in synthesizable RTL (Verilog, VHDL) and thus can be modified.In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).Abbreviation for chemical vapor deposition, a method of spraying dielectric material onto a silicon wafer before etching chips onto it.

⚡ Recently practiced quizzes in this topic

Live quiz activity

Basic Electronics MCQs Electronic Devices and Circuits Practice Test: Differential and Multistage Amplifiers Microprocessors Practice Test: RISC / CISC Architecture Microprocessors Practice Test: 8086/88 Instruction Set and Assembler Directives Microprocessors Practice Test: Basic Peripherals and their Interfacing with 8086/88 Microprocessors Practice Test: Special Purpose Programmable Peripheral devices and their Interfacing Microprocessors Practice Test: Special Architectural Features and Related Programming Microprocessors Basics Practice Test Control Systems MCQs Electronic Devices and Circuits Practice Test: Bipolar Junction Triodes (BJTs)

25 Questions

❤ If you liked Fatskills, consider supporting us by checking out The Life Manuals You Never Got.

About | Explore | User Guide | Topics | Subjects | Doubt Solver | Career Aptitude Test | Answers | Free Tools | OSHA Basics Quiz | What Should We Know?
Privacy | Terms |

Without work one finishes nothing. - Ralph Waldo Emerson
© 2026 Fatskills.com

All trademarks, logos and brand names are the property of their respective owners. All company, product and service names used in this website are for identification purposes only. Use of these names, trademarks and brands does not imply endorsement.

25 Questions

❤ If you liked Fatskills, consider supporting us by checking out The Life Manuals You Never Got.

About | Explore | User Guide | Topics | Subjects | Doubt Solver | Career Aptitude Test | Answers | Free Tools | OSHA Basics Quiz | What Should We Know? Privacy | Terms |

Without work one finishes nothing. - Ralph Waldo Emerson© 2026 Fatskills.com

All trademarks, logos and brand names are the property of their respective owners. All company, product and service names used in this website are for identification purposes only. Use of these names, trademarks and brands does not imply endorsement.

About | Explore | User Guide | Topics | Subjects | Doubt Solver | Career Aptitude Test | Answers | Free Tools | OSHA Basics Quiz | What Should We Know?
Privacy | Terms |

Without work one finishes nothing. - Ralph Waldo Emerson
© 2026 Fatskills.com