Home > General Studies (Hindi) > Quizzes > Computer Architecture Practice Test Questions
Computer Architecture Practice Test Questions
Fast practice, instant feedback. Timer auto-submits when time’s up.
Avg score: 57% Most missed: “_____________ signal is asserted when the initiator wishes to send a message to …”
In computer engineering, computer architecture is a description of the structure of a computer system made from component parts.Seen closely, the Computer Architecture may include the instruction set architecture design, microarchitecture design, logic design, and implementation. Note: Improvements in research and development is shifting away from clock frequency and moving towards consuming less power and taking up less space. Computer Architecture Topics include: Instruction set architecture; single-cycle, FSM, and pipelined processor microarchitecture; directmapped vs. set-associative... Show more
Computer Architecture Practice Test Questions
Time left 00:00
25 Questions

1. The RISC processor has a more complicated design than CISC.
2. The bit used to signify that the cache location is updated is _____________
3. The bit used to indicate whether the block was recently used or not is
4. The next level of memory hierarchy after the L2 cache is _____________
5. The transparent register/s is/are
6. _____________ signal enables the processor to wait for the memory operation to complete.
7. The memory allocated to each page is contiguous.
8. The area in the main memory that can hold one page is called as
9. The reason for the fast operating speeds of the flash drives is
10. The PROM is more effective than ROM chips in regard to _____________
11. What does the end instruction do?
12. The spatial aspect of the locality of reference means _____________
13. A USB pipe is a............. channel.
14. _____________ constitute the representation of the floating number.
15. Which methods of representation of numbers occupies large amount of memory than others?
16. The 4 bit PID’s are transmitted twice.
17. In LRU, the referenced blocks counter is set to’0′ and that of the previous blocks are incremented by one and others remain same, in the case of
18. The SRAM’s are basically used as
19. The method followed in case of node failure, wherein the node gets disabled is _____________
20. The page table should be ideally situated within _____________.............
21. If a unit completes its task before the allotted time period, then _____________
22. The binary address issued to data or instructions are called as _____________
23. __________is used to implement virtual memory organization.
24. In a SDRAM each row is refreshed every 64ms.
25. During a write operation if the required block is not present in the cache then............. occurs.